



Data Acquisition Systems

Dario Petri - Department of industrial Engineering

dario.petri@unitn.it

Outline



UNIVERSITY
OF TRENTO - Italy

DAS general architecture

Analog Section

- Characteristics
- Performance parameters

Digital Section

- Characteristics
- Signal processing basic concepts
- Sequential processing
- Block processing
- Performance parameters

A/D Section

- Performed transformations
- Components
- ADC general structure
- ADC main families
- Multichannel A/D Section
- Performance parameters



DAS:


GENERAL ARCHITECTURE

DAS general architecture



rational use of DAS requires to know its general **architecture**, **characteristics** and **performance** of adopted technologies

3 **sections** can be distinguished:





DAS: ANALOG SECTION

Analog section: main characteristics



UNIVERSITY
OF TRENTO - Italy



resolution ← values defined on the real axis
theoretically infinite

sensitivity to: ← quantity of **information** carried by signals is **finite**

processing:

- low flexibility (programming is difficult)
- high speed (limited only by propagation time)
- many operations difficult/impossible (e.g.: ordering voltages by value)

- **tolerances** of the production process
- **environmental factors** (T , V_{supply} , t , ...)
- **noise** (voltages corrupting the useful signal)
 - internal (thermal, shot, flicker, ...)
 - external (interferences generated by other circuits)

high power consumption
active devices require both voltage and current

- poor storage capability**
- capacitors (fast writing, short duration)
 - magnetic support (slow writing, long duration)


poor insulation capability
achieved using magnetic transformers

Analog section: performance parameters



UNIVERSITY
OF TRENTO - Italy

output accuracy:



static: slowly varying input signals
(max input frequency \ll analog section bandwidth)

parameters:

offset, gain error, linearity, ...
sensitivity to noise
sensitivity to environmental factors,

dynamic: quickly varying input signals
(max input frequency \geq analog section bandwidth)

analog section modelled as a
linear systems (filters)

parameters:

bandwidth, rise-time, delay, ...

signal **transformations** are possibly performed by **digital section** due to its (usually) **superior performances**

full analog systems are often employed for:


- signal with GHz bandwidth (due to ADC speed limit)
- high power systems (digital components require low voltage signals)
- very high processing speed
- very low cost systems



DAS:

DIGITAL SECTION

Digital section: characteristics



digital technology **overcome** many drawbacks of analog technology

immunity thanks to signal regeneration
- to tolerances
- noise
- environmental factors

high processing flexibility

high insulation capability thanks to optical couplers

low power consumption
voltage of current are negligible in static conditions

high transmission performance

limits:

- **finite resolution** (false problem)
- **high bandwidth** signals (GHz)
- **high power systems**
(digital components require low voltage signals)
- **processing speed** can be **low**
(processing algorithms = sequence of basic operators)

to understand **digital section performance**,
basic knowledge of **digital signal processing** is useful

Signal processing: basic concepts




discrete time signals often derived from analog signals by **sampling** for simplicity, quantization is neglected (signals values are on the real axis)

signal defined in a discrete set $\{t_n, -\infty < n < +\infty\}$

uniform sampling is often adopted: $t_n = n T_s + t_0$

sampling rate $F_s = \frac{1}{T_s}$
[sample/s]

sampling period
(constant)



for simplicity T_s is assumed equal to 1
time is **identified** with the integer n

discrete time signal described by a **sequence**: $x[\cdot] = \{x[n]\} \quad -\infty < n < +\infty$

acquired data are stored in memory \longleftrightarrow memory address \leftrightarrow sampling instant \longleftrightarrow one-to-one map: n may represents **memory address** where the sample is stored

Signal processing: basic concepts



UNIVERSITY
OF TRENTO - Italy

FUNDAMENTAL THEOREM OF SAMPLING (Nyquist - Shannon)

an analog signal with max frequency B_x (**bandwidth**) is **completely determined** by its samples taken with a sampling rate $F_s \geq 2B_x$

no loss of information
due to sampling

a formula is available to
reconstruct the analog signal
from its samples

Nyquist rate: minimum (theoretical) sampling rate = $2 B_x$

in practice $F_s > 2.5 \div 3 B_x$ at least

Sequential processing



an **output sample** is provided **every new input sample** (e.g., **digital filtering**)

a simple **example**: M samples **moving average** (low pass filter)

direct
implementation


$$y[n] = \frac{1}{M} \sum_{k=0}^{M-1} x[n-k]$$

needed computation:
 $(M-1)$ memory locations
 $(M-1) +, 1 \times$

recursive
implementation

$$y[n] - y[n-1] = \frac{1}{M} (x[n] - x[n-M])$$

needed computation :
 $(M+1)$ memory locations
 $2 +, 1 \times$



Block (or record) processing



output samples are provided **every N new input samples**

→ a common **example: Discrete Fourier Transform (DFT)**

DFT is used to compute an approximated signal spectrum

DFT direct formula:

$$X[k] = \frac{1}{N} \sum_{n=0}^{N-1} x[n] e^{-j \frac{2\pi}{N} nk} \quad k = 0, 1, \dots, N - 1$$

DFT inverse formula:

$$x[n] = \frac{1}{N} \sum_{k=0}^{N-1} X[k] e^{+j \frac{2\pi}{N} nk} \quad n = 0, 1, \dots, N - 1$$

Digital section: performance parameters



UNIVERSITY
OF TRENTO - Italy

- **throughput rate**: output updating rate [sample/s]
- (output) **latency**: delay between input variation and related output variation [s]
- (output) **accuracy** depends on:
 - quantization of computation
 - output sensitivity to input noise

processing can be:

ON-LINE: data are processed **as soon as available**

OFF-LINE: data are **stored** and **later processed**

← for an amount of time

REAL-TIME processing = **on-line** processing ensuring

processing rate \geq data acquisition rate

for sequential processing:

$$T_{prc} < T_s$$

processing time sampling period

input information can be
processed without interruption
due to finite acquisition memory length

Digital section: performance parameters



(processing) **real-time bandwidth** $RTBW$:

max allowed frequency B_x for a signal to be **processed in real-time**
when sampled at **Nyquist rate** ($F_s = 2B_x$)

processing time

$$\text{latency} = T_{prc} \text{ [s]}$$

SEQUENTIAL processing:

$$\text{throughput} = \frac{1}{T_{prc}} \text{ [sample/s]}$$

real-time processing if $T_{prc} < T_s$

$$RTBW = \frac{1}{2T_{prc}}$$

processing time from the last sample of the input block

$$\text{latency} = T_{prc} \text{ [s]}$$

BLOCK processing:

$$\text{throughput} = \frac{N}{T_{prc}} \text{ [sample/s]}$$

real-time processing if $T_{prc} < T_s$

$$RTBW = \frac{N}{2T_{prc}}$$

if $B_x > RTBW$, the **information** associated to input analog signal is **preserved** if:


- sampling: $T_s < 1/(2B_x)$
 - storing: $T_{mem} < T_s$
- when memory is full, acquisition must be interrupted
- then data can be processed **off-line**



DAS:

A/D SECTION

A/D section transformations



sampling

(time discretization)

$$x(\cdot) \rightarrow x_s[\cdot]$$

quantization

(value discretization)

$$x_s[\cdot] \rightarrow x_q[\cdot]$$

encoding

(numerical representation of quantized values)

$$x_q[\cdot] \rightarrow x_c[\cdot]$$

in a given base (usually binary)

discrete time and discrete values (digital signal)

$$F_S = \frac{1}{T_S}$$

sampling rate

uniform: samples equally spaced in time

T_S sampling period

$$x_s[\cdot] = \{x(nT_S), n = \dots - 1, 0, 1, \dots\}$$

sampled signal


A/D section components



sampling-and-hold amplifier
sampling implementation

analog-to-digital converter
quantization and coding implementation

constant (slowly-varying) signal v_S is quantized by comparison with reference V_{REF}
quantized value is then encoded (usually in base



$$x_c = \frac{v_S}{V_{REF}}$$

expressed using b bits

v_{IN} is sampled and stored over time required by A/D conversion

required by high speed high speed ADC
not necessary if $F_S <$
data transfer rate to system memory

if v_{IN} is slowly varying then SHA is not required

variations during conversion time $<$
ADC resolution (LSB)

a common clock to synchronize:
- sampling, holding of SHA
- start, end of A/D conversion

clock period can be changed via HW or SW


ADC general structure



ADC is the **interface** between **analog section** and **digital section**

it is often the **bottleneck** of **system performance** in terms of both:


- **conversion rate** F_{ADC}
- **accuracy** (related to number of bits b)




ADCs: main families





velocity – accuracy tradeoff: a qualitative relationship



ADCs: main families



Flash ADCs




simultaneous quantization and encoding: digits of $x_c[\cdot]$ are obtained directly from $x[\cdot]$ (without generating $x_q[\cdot]$)

two adjacent comparators exhibit opposite logic level outputs



Successive approximation ADCs



A conversion procedure:

SOC

all bits = 0

** initialization

for $n = 1 \dots b$

** the cycle start from the most significant bit

when (active transition of) clock do

$b(n) \leftarrow 1$ ** analyzed bit

determine sign of $x_s - x_q$

if $x_s - x_q > 0$

then $b(n) \leftarrow 0$ ** bit confirmed

else $b(n) \leftarrow 1$

endwhen


endfor

EOC

** register contains x_c

$$T_{ADC} = b T_1$$

time needed for a single bit conversion




ADC output x_c evolution during the conversion process

Interleaved (flash) ADCs



$K = 2^k$ flash ADCs interleaved




digital multiplexer selects one of the K inputs and forwards it at the output


$$F_{ADC} = K \cdot F_s$$

single ADC sample rate

Multichannel A/D Section




- min circuit complexity
- channels are sampled one at a time
- SHA input change rapidly even with slowly varying input signals
- programmable gain amplifier could take place after AMPX



- input signals sampled simultaneously thus preserving time relations
- SHA not required for slowly-varying input signals

optimal solution depends on price, accuracy, reliability, ...



- min probability of failure (max reliability)
- reduced ADC sampling rate
- SHA not required for slowly-varying input signals
- distortions due to AMPX commutations avoided

A/D Section: performance parameters




usually 3 dB bandwidth

analog bandwidth

B_3 of A/D input circuitry

in a digitizer also the analog section bandwidth must be considered



max record length N_A :
max n° of storable samples
= acquisition memory size

conversion rate F_{ADC} :
max allowed sampling rate F_s

required by high speed **high speed** ADC
not necessary if $F_s <$
data transfer rate to system memory

n° of **resolution bits** b

accuracy parameter of A/D section

n° of **effective bits** b_E
(or **significant bits**):
bits containing information
on input signal

can be **estimated** by feeding the DAS with a full-scale amplitude sine wave; sine wave parameters are estimated by fitting output samples (e.g., using least squares) and evaluating the residual;

b_E is determined from the sine wave power to residual power ratio

depends on sine wave **frequency**
(e.g. because of sampling jitter)

other accuracy parameters can be defined, such as signal to noise and distortion ratio (SINAD), total harmonic distortion (THD), spurious free dynamic range (SFDR)